
UG047, October 24, 2013
Output serial data of sBus
interface (to slave)
Acknowledgement signal for
read and write operation
complete on sBus interface
Read write operation
complete indication for
parallel interface
o_reg_rd_data[Pbus_Data_Width-1:0]
i_reg_wr_data[Pbus_Data_Width-1:0]
Software reset when ack not
received
Write operation on parallel
interface
Read operation on parallel
interface
Master State Machine
Figure 11 shows the state machine for the sBus master implementation for the above
example.
ST_SBUS_IDLE ST_SBUS_ADDR
ST_SBUS_WR_DATAST_SBUS_RD_DATA
ST_SBUS_WR
start_sbus_transfer
&rdwr_data_cnt
is_write && (addr_cnt == 3’d7)
i_sbus_ack
~i_sbus_ack
addr_cnt != 3’d7~start_sbus_transfer
~&rdwr_data_cnt
~&rdwr_data_cnt
Figure 11: sBus Master State Machine
Comentários a estes Manuais