Achronix Speedster22i SerDes Manual do Utilizador Página 2
- Página / 113
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Table of Contents
List of Figures .................................................................................................................................... 5
List of Tables ..................................................................................................................................... 6
Overview ............................................................................................................ 7
Physical Media Attachment (PMA) ..................................................................................................... 7
Clocking ............................................................................................................................................. 8
Physical Coding Sublayer (PCS)........................................................................................................ 8
Debug and Test ................................................................................................................................. 8
Major standards supported ................................................................................................................ 9
SerDes Placement ........................................................................................................................... 11
SerDes Architecture Overview ......................................................................................................... 12
Physical Media Attachment (PMA) ................................................................. 13
1. Common .................................................................................................................................. 13
2. Receiver (RX)/Transmitter (TX) ................................................................................................ 14
3. Digital PMA (DPMA) ................................................................................................................. 14
PCS Blocks in the Transmitter (TX) ............................................................... 16
PCS Self Test Logic ......................................................................................................................... 16
Polarity bit reversal (PBR) #0 and #1 ............................................................................................... 16
Polarity and Bit Inversion – 10/20 bit Operation ............................................................................................. 17
Polarity and Bit Inversion – 8/16 bit Operation ............................................................................................... 18
Interface Encapsulation ................................................................................................................... 20
8b/10b Encoder ............................................................................................................................... 20
Symbols and Comma Character ..................................................................................................................... 20
Running Disparity ............................................................................................................................ 20
PCS Blocks in the Receiver (RX) .................................................................... 22
Transition Density Checker (TDC) ................................................................................................... 22
Polarity Bit Reversal (PBR) .............................................................................................................. 23
Symbol Alignment ............................................................................................................................ 23
Modes of Operation ........................................................................................................................................ 24
Deskew FIFO ................................................................................................................................... 25
Functional Description .................................................................................................................................... 26
Lane-to-Lane Deskew Modes of Operation ...................................................................................... 26
2 UG028, July 1, 2014
- Speedster22i SerDes 1
- User Guide 1
- Table of Contents 2
- 4 UG028, July 1, 2014 4
- List of Figures 5
- List of Tables 6
- Overview 7
- Major standards supported 9
- 10 UG028, July 1, 2014 10
- SerDes Placement 11
- SerDes Architecture Overview 12
- 1. Common 13
- 3. Digital PMA (DPMA) 14
- PCS Self Test Logic 16
- 18 UG028, July 1, 2014 18
- Interface Encapsulation 20
- 8b/10b Encoder 20
- Running Disparity 20
- 22 UG028, July 1, 2014 22
- Polarity Bit Reversal (PBR) 23
- Symbol Alignment 23
- Modes of Operation 24
- Manual Mode: 24
- Bit Slip Mode: 24
- Automatic Mode: 24
- Deskew FIFO 25
- Functional Description 26
- Auto Mode: 26
- Symbol slip mode: 27
- 28 UG028, July 1, 2014 28
- EFIFO Operation 29
- 30 UG028, July 1, 2014 30
- 8b/10b Decoder 31
- Bit Slider 31
- PCS Self Test Checker 32
- PCS Interface 33
- PIPE Interface 34
- Clocking 36
- Debug and Test 38
- PMA loopback modes: 39
- PCS loopback modes: 39
- PMA Test Pattern Generator 40
- PMA Test Pattern Checker 40
- PCS Test Pattern Generator 40
- PRBS Generator 40
- PCS Test Pattern Checker 41
- Latency 42
- 44 UG028, July 1, 2014 44
- Configurations Supported 45
- 46 UG028, July 1, 2014 46
- 48 UG028, July 1, 2014 48
- Single-Lane Serdes Wrapper 50
- 52 UG028, July 1, 2014 52
- Overview Section: 53
- Entry field 54
- Purpose 54
- Available Options 54
- Choice made 54
- 56 UG028, July 1, 2014 56
- Section on PMA Settings: 57
- 58 UG028, July 1, 2014 58
- RX PMA Equalization 59
- RX PMA PLL 60
- TX PMA Driver 62
- TX PMA PLL 62
- Section on PCS Settings: 63
- RX PCS Settings 64
- RX PCS Symbol Alignment 66
- TX PCS Settings 68
- 70 UG028, July 1, 2014 70
- Files Generated by ACE-GUI 71
- Design and Wrapper Files 72
- Sequence 74
- 76 UG028, July 1, 2014 76
- Placement of SerDes 77
- Timing Constraints 78
- Design Guidelines 80
- Figure 37: Clock Region View 82
- 84 UG028, July 1, 2014 84
- Wide Bus 86
- Design Tips 87
- 88 UG028, July 1, 2014 88
- 90 UG028, July 1, 2014 90
- 92 UG028, July 1, 2014 92
- Design Bypassing PCS: 93
- Modification – 1 (ACE GUI): 94
- 96 UG028, July 1, 2014 96
- ACX_SERDES_SBUS_IF Module 99
- General signals: 100
- SerDes signals: 100
- Parallel Interface signals: 100
- UG028, July 1, 2014 101
- Pass-through signals: 102
- Loopback Modes 102
- SerDes signals 102
- Control signals 102
- SerDes Registers 103
- Electrical Specifications 104
- Transmitter 105
- 106 UG028, July 1, 2014 106
- Receiver 108
- Eye Diagram 110
- Reference Clock 112
- Revision History 113
Manuais e produtos relacionados com Hardware de computador Achronix Speedster22i SerDes
(9 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.164 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais