
“Table 9: Latency across the PCS blocks” presents the latency experienced by datapath in
these two modes. The worst case latency is presented in in “Figure 20 Worst-case latency
across PMA and PCS”
Table 9: Latency across the PCS blocks
# PCS Module Data Path
Latency experienced by datapath
1.
Polarity bit reversal
symbol swap 0
Transmit 0 Not applicable
3.
Polarity bit reversal
symbol swap 1
Receive 0 Not applicable
5.
Receive 2 Not applicable
7. EFIFO Module Receive
FIFO threshold + 7 +
Not applicable
* For special case of lane-bonding
UG028, July 1, 2014
43
Comentários a estes Manuais